


FIG. 1



A cross-sectional view of a semiconductor device 8. The device features a substrate 2 with a base layer 11. A central region contains a patterned layer 22. On either side of this central region, there are sloped regions 10 and 15. Within these sloped regions, there are layers 13a and 11. A bracket 7 groups layers 3, 4, 5, and 6, which are stacked on top of the base layer 11. A layer 12 is located between the central region 22 and the sloped regions 10 and 15.

Figure 1 is a schematic cross-sectional view of a semiconductor device. It shows a substrate 1 with a series of square elements 10. A layer 21 is formed on top of the substrate, with a specific region 21a highlighted. A dashed line A-A indicates a cross-sectional plane, and a curved arrow 203 indicates a direction of movement or force.

This diagram shows a cross-sectional view of a second embodiment of the semiconductor device. It features a substrate 2 with a thin layer 7 on its top surface. A gate electrode 10 is positioned on top of layer 7. A gate insulating film 21 is formed over the gate electrode 10 and the top surface of the substrate 2. A contact hole 21a is formed in the gate insulating film 21, exposing the top surface of the gate electrode 10.

FIG.4A




FIG.4B




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 9A




FIG. 9B




FIG. 10A





FIG. 10B



8/18

FIG. 11A





FIG. 11B



9/18

FIG. 12A





FIG. 12B



10/18

FIG. 13A




FIG. 13B





FIG. 14



12/18

FIG. 15A





FIG. 15B



13/18

FIG. 16A




FIG. 16B





FIG. 16C



14/18

FIG. 17A




FIG. 17B





FIG. 18



16/18

FIG. 19




FIG. 20




FIG. 21
 PRIOR ART

